Efficient Built-In Self Test (BIST) 
The problem of BIST for combinational and fullscan circuits has been thoroughly researched in the past. Implementing weighted random test patterns [1, 2] and bit-flipping [3] have been among the most efficient solutions. Nachman, Saluja et al. [4] propose a method were the values are kept unchanged at primary inputs and scan registers while a certain number of clock pulses are applied. This technique, called freezing, requires preliminary testability analysis of the circuit structure. Furthermore, the above approach is applicable for circuits containing scan-chains only.
However, rather limited amount of work is available on BIST for non-scan sequential designs. Pomeranz and Reddy present a solution for the general case of sequential circuits [5] . The main problem is an excessive hardware overhead since dedicated test pattern generators are to be tailored for each individual primary input. In [6] , Chakrabarty proposes a method similar to the reseeding approach [7] . Here, deterministic patterns are embedded to a sequence generated on-chip by using twisted ring counters (or Johnson counters, as they are also refered to).
Global BIST approaches, where test pattern generator is inserted before the primary inputs and signature analysis performed at the primary outputs has been a known solution for a long time. Anheier et al. [8] prove that most of the cryptopraphic algorithms are easily pseudorandom testable, thus, crypto-cores can be easily tested by implementing a global BIST approach. In addition, many arithmetic and DSP cores are easily testable. This fact is also supported by the experiments carried out in Section 4.
Current paper proposes a novel approach to global BIST synthesis for synchronous sequential circuits. The approach is based on designer's specification of the control signal modes. Relying on that formal specification constrained-random BIST structures are created and fault simulated in order to assess the fault coverage. An optimal solution is selected and corresponding BIST hardware is synthesized from the signal specification. Additional benefit of the approach is to provide for high-quality test patterns for cores lacking scan infrastructure as commercial ATPG tools able to efficiently handle sequential cores exceeding couple of thousands logic gates are currently missing (e.g. [9] ). The experiments presented in Section 4 show that high quality tests and BIST structures can be obtained by implementing the proposed method for non-scan cores.
It is important to note that current paper does not address the problem of signature analysis for sequential cores, which is a separate research topic.
The paper is organized as follows. 
4) Fixed waveform
Applying different specific waveforms in order to guarantee some desired functional behavior of the core during test might be necessary. However, hardware implementation could be rather costly. As a solution it is possible to resort to methods described in [5] and [6] . Signals of type 3 are received directly from the k+1-th to the k+n-th bit of the counter.
5) Dependencies from other signals
Signals of type 4 and 5 have not yet been implemented in the proposed tool. However, a possible implementation could be a decoder buffered by a register (shown by dotted rectangles in Figure 1 ). Known sequential BIST methods [5, 6] based on e.g. twisted ring counters and reseeding [7] could also be considered. As a future work it is planned to experiment with more control-oriented hard-to-test cores. In addition, the authors plan to implement parallelized solutions (grid computing, etc.) and efficient fault emulation approaches [10] in order to speed up the BIST simulation step.
Experimental results

